Menu
Home
People
Places
Arts
History
Plants & Animals
Science
Life & Culture
Technology
Reference.org
ARM Cortex-A72
open-in-new
<h2 id="overview">Overview</h2> <ul><li>Pipelined processor with deeply <a href="/facts/Out-of-order_execution/bM0dQM8m">out-of-order</a>, <a href="/facts/Speculative_execution/AkA84o5n">speculative issue</a> 3-way <a href="/facts/Superscalar/gPxRAb25">superscalar</a> execution pipeline</li> <li>DSP and <a href="/facts/ARM_architecture/SALsYA79">NEON</a> <a href="/facts/SIMD/gQHWQSpo">SIMD</a> extensions are mandatory per core</li> <li><a href="/facts/VFP_(instruction_set)/SALsYA79">VFPv4</a> Floating Point Unit onboard (per core)</li> <li><a href="/facts/Hardware_virtualization/6e2Bhhz2">Hardware virtualization</a> support</li> <li><a href="/facts/ARM_architecture/SALsYA79">Thumb-2</a> instruction set encoding reduces the size of 32-bit programs with little impact on performance.</li> <li><a href="/facts/ARM_architecture/SALsYA79">TrustZone</a> security extensions</li> <li>Program Trace Macrocell and CoreSight Design Kit for unobtrusive tracing of instruction execution</li> <li>32 KiB data (2-way set-associative) + 48 KiB instruction (3-way set-associative) L1 cache per core</li> <li>Integrated low-latency level-2 (16-way set-associative) cache controller, 512 KB to 4 MB configurable size per cluster</li> <li>48-entry fully associative L1 instruction translation lookaside buffer (TLB) with native support for 4 KiB, 64 KiB, and 1 MB page sizes</li> <li>32-entry fully associative L1 data TLB with native support for 4 KiB, 64 KiB, and 1 MB page sizes <ul><li>4-way set-associative of 1024-entry unified L2 TLB per core, supports hit-under-miss</li></ul></li> <li>Sophisticated branch prediction algorithm that significantly increases performance and reduces energy from misprediction and speculation</li> <li>Early IC tag –3-way L1 cache at direct-mapped power*</li> <li>Regionalized TLB and μBTB tagging</li> <li>Small-offset branch-target optimizations</li> <li>Suppression of superfluous branch predictor accesses</li></ul> <h2 id="chips">Chips</h2> <ul><li><a href="/facts/Broadcom/pbh0q7ht">Broadcom</a> BCM2711 (used in <a href="/facts/Raspberry_Pi_4/Ie6Lx9n5">Raspberry Pi 4</a><a class="footnote-ref" id="fnref:4" href="#fn:4"><sup>4</sup></a>)</li> <li><a href="/facts/Qualcomm_Snapdragon/FWJM1F0x">Qualcomm Snapdragon</a> 650, 652, and 653</li> <li><a href="/facts/NXP/naAqdtWq">NXP</a> i.MX8, Layerscape LS1026A/LS1046A, LS2044A/LS2084A, LS2048A/LS2088A, LX2160A/LX2120A/LX2080A, LS1028A</li> <li><a href="/facts/Texas_Instruments/88NUhuHF">Texas Instruments</a> Jacinto 7 family of automotive and industrial SoC processors.</li> <li><a href="/facts/Rockchip/JlnnEBnY">Rockchip</a> RK3399</li> <li><a href="/facts/AWS_Graviton/oD1Wja7s">AWS Graviton</a></li></ul> <h2 id="see-also">See also</h2> <ul><li><a href="/facts/ARM_Cortex-A57/twNgllo8">ARM Cortex-A57</a>, predecessor</li> <li><a href="/facts/ARM_Cortex-A73/4FJANcer">ARM Cortex-A73</a>, successor</li> <li><a href="/facts/Comparison_of_ARMv8-A_cores/ukAolpcp">Comparison of ARMv8-A cores</a>, ARMv8 family</li></ul> <h2 id="external-links">External links</h2> <ul><li><a href="http://www.arm.com/products/processors/cortex-a/cortex-a72-processor.php">Official website</a></li> <li><a href="https://developer.arm.com/documentation/100095/0003/">ARM Cortex-A72 Technical Reference Manuals</a></li></ul> <h2 id="references">References</h2> <ol> <li id="fn:1"><p>"Cortex-A72 Processor". ARM Holdings. Retrieved 2014-02-02. <a href="http://www.arm.com/products/processors/cortex-a/cortex-a72-processor.php" target="_blank">http://www.arm.com/products/processors/cortex-a/cortex-a72-processor.php</a> <a href="#fnref:1" class="footnote-back-ref">↩</a></p></li> <li id="fn:2"><p>Frumusanu, Andrei (3 February 2015). "ARM Announces Cortex-A72, CCI-500, and Mali-T880". Anandtech. Retrieved 29 March 2017. <a href="http://www.anandtech.com/show/8957/arm-announces-cortex-a72" target="_blank">http://www.anandtech.com/show/8957/arm-announces-cortex-a72</a> <a href="#fnref:2" class="footnote-back-ref">↩</a></p></li> <li id="fn:3"><p>Frumusanu, Andrei (23 April 2015). "ARM Reveals Cortex-A72 Architecture Details". Anandtech. Retrieved 29 March 2017. <a href="http://www.anandtech.com/show/9184/arm-reveals-cortex-a72-architecture-details" target="_blank">http://www.anandtech.com/show/9184/arm-reveals-cortex-a72-architecture-details</a> <a href="#fnref:3" class="footnote-back-ref">↩</a></p></li> <li id="fn:4"><p>"Raspberry Pi 4 on sale now from $35". Raspberry Pi. 2019-06-24. Retrieved 2019-06-24. <a href="https://www.raspberrypi.org/blog/raspberry-pi-4-on-sale-now-from-35/" target="_blank">https://www.raspberrypi.org/blog/raspberry-pi-4-on-sale-now-from-35/</a> <a href="#fnref:4" class="footnote-back-ref">↩</a></p></li> </ol>