Complex programmable logic device

<h2 id="features">Features</h2>
<p>Some of the CPLD features are in common with <a href="/facts/Programmable_array_logic/H9S0Fd1A">PALs</a>:
</p>
<ul><li>Non-volatile configuration memory. Unlike many FPGAs, an external configuration <a href="/facts/Read-only_memory/P9QMuDLH">ROM</a> is not required, and the CPLD can function immediately on system start-up.</li>
<li>For many legacy CPLD devices, routing constrains most logic blocks to have input and output signals connected to external pins, reducing opportunities for internal state storage and deeply layered logic. This is usually not a factor for larger CPLDs and newer CPLD product families.</li></ul>
<p>Other features are in common with <a href="/facts/Field_programmable_gate_array/M8LSGcAU">FPGAs</a>:
</p>
<ul><li>Large number of gates available. CPLDs typically have the equivalent of thousands to tens of thousands of <a href="/facts/Logic_gate/RHLulvKI">logic gates</a>, allowing implementation of moderately complicated data processing devices. PALs typically have a few hundred gate equivalents at most, while FPGAs typically range from tens of thousands to several million.</li>
<li>Some provisions for logic more flexible than <a href="/facts/Disjunctive_normal_form/hsw2pRPu">sum-of-product</a> expressions, including complicated feedback paths between macro cells, and specialized logic for implementing various commonly used functions, such as <a href="/facts/Integer/PUwwrawx">integer</a> <a href="/facts/Arithmetic/hvHwkbMV">arithmetic</a>.</li></ul>
<p>The most noticeable difference between a large CPLD and a small FPGA is the presence of on-chip non-volatile memory in the CPLD, which allows CPLDs to be used for "<a href="/facts/Boot_loader/6sNpcLMK">boot loader</a>" functions, before handing over control to other devices not having their own permanent program storage. A good example is where a CPLD is used to load configuration data for an FPGA from non-volatile memory.<a class="footnote-ref" id="fnref:1" href="#fn:1"><sup>1</sup></a>
</p>
<h2 id="distinctions">Distinctions</h2>
<p>CPLDs were an evolutionary step from even smaller devices that preceded them: <a href="/facts/Programmable_logic_array/R6lF60jA">PLAs</a> (first shipped by <a href="/facts/Signetics/F39wkAc0">Signetics</a>) and <a href="/facts/Programmable_array_logic/H9S0Fd1A">PALs</a>. These in turn were preceded by <a href="/facts/Logic_family/QlEgIecX">standard logic</a> products, which offered no programmability and were used to build logic functions by physically wiring several standard logic chips (or hundreds of them) together (usually with wiring on a printed circuit board or boards, but sometimes, especially for prototyping, using <a href="/facts/Wire_wrap/MwwjB67E">wire wrap</a> wiring).
</p><p>The main distinction between FPGA and CPLD device architectures is that CPLDs are internally based on a collection of PLDs accompanied by a programmable interconnection structure, while FPGAs use <a href="/facts/Logic_block/r4RL7uys">logic blocks</a>.
</p>
<h2 id="see-also">See also</h2>
<ul><li>Language:
<ul><li><a href="/facts/VHSIC_Hardware_Description_Language/H6Exdjfs">VHSIC Hardware Description Language</a> (VHDL)</li>
<li><a href="/facts/Verilog/efVqbKXg">Verilog Hardware Description Language</a></li>
<li><a href="/facts/Standard_Test_and_Programming_Language/lPJyLrAK">Standard Test and Programming Language</a> (JAM/STAPL)</li></ul></li>
<li>Manufacturers:
<ul><li><a href="/facts/Altera/66c0Gh0R">Altera</a> (Now Intel)</li>
<li><a href="/facts/Cypress_Semiconductor/LFXMys18">Cypress Semiconductor</a></li>
<li><a href="/facts/Lattice_Semiconductor/aPJY9jNu">Lattice Semiconductor</a></li>
<li><a href="/facts/Microchip_Technology/7jDrY5rx">Microchip Technology</a> (formerly <a href="/facts/Actel/rte4t7UR">Actel</a>)</li>
<li><a href="/facts/Xilinx/rbXfxqqG">Xilinx</a> (Now AMD)</li></ul></li>
<li>Technology:
<ul><li><a href="/facts/Application-specific_integrated_circuit/YGUXpX50">Application-specific integrated circuit</a> (ASIC)</li>
<li><a href="/facts/Erasable_programmable_logic_device/7dIVypm9">Erasable programmable logic device</a> (EPLD)</li>
<li><a href="/facts/Simple_programmable_logic_device/P8c5J96V">Simple programmable logic device</a> (SPLD)</li>
<li><a href="/facts/Macrocell_array/2YXDx1ly">Macrocell array</a></li>
<li><a href="/facts/Programmable_array_logic/H9S0Fd1A">Programmable array logic</a> (PAL)</li>
<li><a href="/facts/Programmable_logic_array/R6lF60jA">Programmable logic array</a> (PLA)</li>
<li><a href="/facts/Programmable_logic_device/7dIVypm9">Programmable logic device</a> (PLD)</li>
<li><a href="/facts/Generic_array_logic/JF3rWy3A">Generic array logic</a> (GAL)</li>
<li><a href="/facts/Programmable_electrically_erasable_logic/JF3rWy3A">Programmable electrically erasable logic</a> (PEEL)</li>
<li><a href="/facts/Field-programmable_gate_array/M8LSGcAU">Field-programmable gate array</a> (FPGA)</li></ul></li></ul>

Wikimedia Commons has media related to Complex programmable logic devices.

<h2 id="references">References</h2>

<ol>
<li id="fn:1"><p>"Complex Programmable Logic Device". blogspot.com. May 2008. Retrieved 2013-11-17. <a href="http://only-vlsi.blogspot.com/2008/05/complex-programmable-logic-device.html" target="_blank">http://only-vlsi.blogspot.com/2008/05/complex-programmable-logic-device.html</a> <a href="#fnref:1" class="footnote-back-ref">↩</a></p></li>
</ol>

Complex programmable logic device open-in-new

Complex programmable logic device