Design flow (EDA)

Design flows are the explicit combination of <a href="/facts/Electronic_design_automation/o4la3fmX">electronic design automation</a> tools to accomplish the design of an <a href="/facts/Integrated_circuit/fjn6vg7C">integrated circuit</a>. <a href="/facts/Moore%2527s_law/90CSekhl">Moore's law</a> has driven the entire <a href="/facts/Integrated_circuit/fjn6vg7C">IC</a> implementation <a href="/facts/Register_transfer_level/SDA3ET30">RTL</a> to <a href="/facts/GDSII/J5GovB08">GDSII</a> design flows from one which uses primarily stand-alone <a href="/facts/Logic_synthesis/w35wWFfK">synthesis</a>, <a href="/facts/Placement_(EDA)/lcheSkIL">placement</a>, and <a href="/facts/Routing_(EDA)/fMFz74oA">routing</a> algorithms to an integrated construction and analysis flows for <a href="/facts/Design_closure/ddvtJGfs">design closure</a>. The challenges of rising interconnect delay led to a new way of thinking about and integrating design closure tools.
The RTL to GDSII flow underwent significant changes from 1980 through 2005. The continued scaling of CMOS technologies significantly changed the objectives of the various design steps. The lack of good predictors for delay has led to significant changes in recent design flows. New scaling challenges such as leakage power,
variability, and reliability will continue to require significant changes to the <a href="/facts/Design_closure/ddvtJGfs">design closure</a> process in the future. Many factors describe what drove the design flow from a set of separate design steps to a fully integrated approach, and what further changes are coming to address the latest challenges. In his keynote at the 40th <a href="/facts/Design_Automation_Conference/Sv1zhAhV">Design Automation Conference</a> entitled <a href="http://embedded.eecs.berkeley.edu/research/hsc/class/papers/d6sang.lo.pdf">The Tides of EDA</a>, <a href="/facts/Alberto_Sangiovanni-Vincentelli/guEN8Uz2">Alberto Sangiovanni-Vincentelli</a> distinguished three periods of EDA:

<ul><li>The Age of Invention: During the invention era, <a href="/facts/Routing_(EDA)/fMFz74oA">routing</a>, <a href="/facts/Placement_(EDA)/lcheSkIL">placement</a>, <a href="/facts/Static_timing_analysis/hhxLf12R">static timing analysis</a> and <a href="/facts/Logic_synthesis/w35wWFfK">logic synthesis</a> were invented.</li>
<li>The Age of Implementation: In the age of implementation, these steps were drastically improved by designing sophisticated data structures and advanced algorithms. This allowed the tools in each of these design steps to keep pace with the rapidly increasing design sizes. However, due to the lack of good predictive cost functions, it became impossible to execute a design flow by a set of discrete steps, no matter how efficiently each of the steps was implemented.</li>
<li>The Age of Integration: This led to the age of integration where most of the design steps are performed in an integrated environment, driven by a set of incremental cost analyzers.</li></ul>
There are differences between the steps and methods of the design flow for analog and digital integrated circuits. Nonetheless, a typical <a href="/facts/Very_Large_Scale_Integration/l1Wgqr27">VLSI</a> design flow consists of various steps like design conceptualization, chip optimization, logical/physical implementation, and design validation and verification.

Design flow (EDA) open-in-new

Design flow (EDA)