Memory-level parallelism

In <a href="/facts/Computer_architecture/tHtwxgR2">computer architecture</a>, memory-level parallelism (MLP) is the ability to have pending multiple <a href="/facts/Computer_memory/hQKVQ51J">memory</a> operations, in particular <a href="/facts/CPU_cache/x8BYFcdv">cache</a> misses or <a href="/facts/Translation_lookaside_buffer/vvwGkfvD">translation lookaside buffer</a> (TLB) misses, at the same time.
In a single processor, MLP may be considered a form of <a href="/facts/Instruction-level_parallelism/2W8qvN8K">instruction-level parallelism</a> (ILP). However, ILP is often conflated with <a href="/facts/Superscalar/gPxRAb25">superscalar</a>, the ability to execute more than one instruction at the same time, e.g. a processor such as the Intel <a href="/facts/Pentium_Pro/mTAN64fo">Pentium Pro</a> is five-way superscalar, with the ability to start executing five different microinstructions in a given cycle, but it can handle four different cache misses for up to 20 different load microinstructions at any time.
It is possible to have a machine that is not superscalar but which nevertheless has high MLP. 
Arguably a machine that has no ILP, which is not superscalar, which executes one instruction at a time in a non-pipelined manner, but which performs hardware prefetching (not software instruction-level prefetching) exhibits MLP (due to multiple prefetches outstanding) but not ILP. This is because there are multiple memory operations outstanding, but not instructions. Instructions are often conflated with operations.
Furthermore, multiprocessor and multithreaded computer systems may be said to exhibit MLP and ILP due to parallelism—but not intra-thread, single process, ILP and MLP. Often, however, we restrict the terms MLP and ILP to refer to extracting such parallelism from what appears to be non-parallel single threaded code.

Memory-level parallelism open-in-new

Memory-level parallelism