Multiple patterning

Multiple patterning (or multi-patterning) is a class of technologies for manufacturing integrated circuits (ICs), developed for <a href="/facts/Photolithography/FTHsauvy">photolithography</a> to enhance the feature density. It is expected to be necessary for the 10 nm and 7 nm node semiconductor processes and beyond. The premise is that a single lithographic exposure may not be enough to provide sufficient resolution. Hence additional exposures would be needed, or else positioning patterns using etched feature sidewalls (using spacers) would be necessary.

Even with single exposure having sufficient resolution, extra masks have been implemented for better patterning quality such as by <a href="/facts/Intel/SMF0gJJX">Intel</a> for line-cutting at its 45nm node or <a href="/facts/TSMC/B4BdojRk">TSMC</a> at its 28nm node. Even for <a href="/facts/Electron-beam_lithography/KILHHdKk">electron-beam lithography</a>, single exposure appears insufficient at ~10 nm half-pitch, hence requiring double patterning.
Double patterning lithography was first demonstrated in 1983 by D. C. Flanders and N. N. Efremow. Since then several double patterning techniques have been developed such as self alignment double patterning (SADP) and a litho-only approach to double patterning. 
Pitch double-patterning was pioneered by <a href="/facts/Gurtej_Sandhu/6xUGnt9y">Gurtej Singh Sandhu</a> of <a href="/facts/Micron_Technology/M5YhP13C">Micron Technology</a> during the 2000s, leading to the development of <a href="/facts/32_nanometer/CsdohJVh">30-nm</a> class <a href="/facts/NAND_flash/Cn8JsStx">NAND flash</a> memory. Multi-patterning has since been widely adopted by NAND flash and <a href="/facts/Random-access_memory/DuD4bxh6">random-access memory</a> manufacturers worldwide.

Multiple patterning open-in-new

Multiple patterning