Menu
Home
People
Places
Arts
History
Plants & Animals
Science
Life & Culture
Technology
Reference.org
SystemVerilog
open-in-new
<p>SystemVerilog, <a href="/facts/Technical_standard/P4orT1SM">standardized</a> as IEEE 1800 by the <a href="/facts/Institute_of_Electrical_and_Electronics_Engineers/UddC4pUW">Institute of Electrical and Electronics Engineers</a> (IEEE), is a <a href="/facts/Hardware_description_language/g19KvKCu">hardware description</a> and <a href="/facts/Hardware_verification_language/ktV8bQzE">hardware verification language</a> commonly used to model, <a href="/facts/Hardware_design/HeNbj78g">design</a>, <a href="/facts/Test_bench/HwFRPAWD">simulate</a>, <a href="/facts/Functional_verification/8yXmx4aN">test</a> and <a href="/facts/Logic_synthesis/w35wWFfK">implement</a> electronic systems in the <a href="/facts/Semiconductor/zFf3mGTE">semiconductor</a> and <a href="/facts/Electronics/E4JhgISq">electronic</a> design industry. SystemVerilog is an extension of <a href="/facts/Verilog/efVqbKXg">Verilog</a>. </p>