Menu
Home Explore People Places Arts History Plants & Animals Science Life & Culture Technology
On this page
ARM Cortex-X1
Microprocessor core model by ARM

The ARM Cortex-X1 is a central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Holdings' Austin design centre as part of ARM's Cortex-X Custom (CXC) program.

We don't have any images related to ARM Cortex-X1 yet.
We don't have any YouTube videos related to ARM Cortex-X1 yet.
We don't have any PDF documents related to ARM Cortex-X1 yet.
We don't have any Books related to ARM Cortex-X1 yet.
We don't have any archived web articles related to ARM Cortex-X1 yet.

Design

The Cortex-X1 design is based on the ARM Cortex-A78, but redesigned for purely performance instead of a balance of performance, power, and area (PPA).3

The Cortex-X1 is a 5-wide decode out-of-order superscalar design with a 3K macro-OP (MOPs) cache. It can fetch 5 instructions and 8 MOPs per cycle, and rename and dispatch 8 MOPs, and 16 μOPs per cycle. The out-of-order window size has been increased to 224 entries. The backend has 15 execution ports with a pipeline depth of 13 stages and the execution latencies consists of 10 stages. It also features 4x128b SIMD units.4567

ARM claims the Cortex-X1 offers 30% faster integer and 100% faster machine learning performance than the ARM Cortex-A77.891011

The Cortex-X1 supports ARM's DynamIQ technology, expected to be used as high-performance cores when used in combination with the ARM Cortex-A78 mid and ARM Cortex-A55 little cores.1213

Architecture changes in comparison with ARM Cortex-A78

  • Around 20% performance improvement (+30% from A77)14
    • 30% faster integer
    • 100% faster machine learning performance
  • Out-of-order window size has been increased to 224 entries (from 160 entries)
  • Up to 4x128b SIMD units (from 2x128b)
  • 15% more silicon area
  • 5-way decode (from 4-way)
  • 8 MOPs/cycle decoded cache bandwidth (from 6 MOPs/cycle)
  • 64 KB L1D + 64 KB L1I (from 32/64 KB L1)
  • Up to 1 MB/core L2 cache (from 512 KB/core max)
  • Up to 8 MB L3 cache (from 4 MB max)

Licensing

The Cortex-X1 is available as SIP core to partners of their Cortex-X Custom (CXC) program, and its design makes it suitable for integration with other SIP cores (e.g. GPU, display controller, DSP, image processor, etc.) into one die constituting a system on a chip (SoC).1516

Usage

See also

References

  1. "Introducing the Arm Cortex-X Custom program". community.arm.com. Retrieved 2020-06-18. https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/arm-cortex-x-custom-program ↩

  2. Ltd, Arm. "Cortex-X Custom CPU program". Arm | The Architecture for the Digital World. Retrieved 2020-06-18. https://www.arm.com/products/cortex-x ↩

  3. "Introducing the Arm Cortex-X Custom program". community.arm.com. Retrieved 2020-06-18. https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/arm-cortex-x-custom-program ↩

  4. Frumusanu, Andrei. "Arm's New Cortex-A78 and Cortex-X1 Microarchitectures: An Efficiency and Performance Divergence". www.anandtech.com. Retrieved 2020-06-18. https://www.anandtech.com/show/15813/arm-cortex-a78-cortex-x1-cpu-ip-diverging ↩

  5. "Arm Cortex-X1: The First From The Cortex-X Custom Program". WikiChip Fuse. 2020-05-26. Retrieved 2020-06-18. https://fuse.wikichip.org/news/3543/arm-cortex-x1-the-first-from-the-cortex-x-custom-program/ ↩

  6. McGregor, Jim. "Arm Unleashes CPU Performance With Cortex-X1". Forbes. Retrieved 2020-06-18. https://www.forbes.com/sites/tiriasresearch/2020/05/26/arm-unleashes-cpu-performance-with-cortex-x1/ ↩

  7. "Arm Cortex-X1 and Cortex-A78 CPUs: Big cores with big differences". Android Authority. 2020-05-26. Retrieved 2020-06-18. https://www.androidauthority.com/arm-cortex-x1-cortex-a78-1119666/ ↩

  8. Frumusanu, Andrei. "Arm's New Cortex-A78 and Cortex-X1 Microarchitectures: An Efficiency and Performance Divergence". www.anandtech.com. Retrieved 2020-06-18. https://www.anandtech.com/show/15813/arm-cortex-a78-cortex-x1-cpu-ip-diverging ↩

  9. "Arm Cortex-X1: The First From The Cortex-X Custom Program". WikiChip Fuse. 2020-05-26. Retrieved 2020-06-18. https://fuse.wikichip.org/news/3543/arm-cortex-x1-the-first-from-the-cortex-x-custom-program/ ↩

  10. McGregor, Jim. "Arm Unleashes CPU Performance With Cortex-X1". Forbes. Retrieved 2020-06-18. https://www.forbes.com/sites/tiriasresearch/2020/05/26/arm-unleashes-cpu-performance-with-cortex-x1/ ↩

  11. "Arm Cortex-X1 and Cortex-A78 CPUs: Big cores with big differences". Android Authority. 2020-05-26. Retrieved 2020-06-18. https://www.androidauthority.com/arm-cortex-x1-cortex-a78-1119666/ ↩

  12. "Introducing the Arm Cortex-X Custom program". community.arm.com. Retrieved 2020-06-18. https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/arm-cortex-x-custom-program ↩

  13. Ltd, Arm. "Cortex-X Custom CPU program". Arm | The Architecture for the Digital World. Retrieved 2020-06-18. https://www.arm.com/products/cortex-x ↩

  14. "Cortex-X1 – Microarchitectures – ARM – WikiChip". en.wikichip.org. Retrieved 2021-02-13. https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-x1 ↩

  15. "Introducing the Arm Cortex-X Custom program". community.arm.com. Retrieved 2020-06-18. https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/arm-cortex-x-custom-program ↩

  16. Ltd, Arm. "Cortex-X Custom CPU program". Arm | The Architecture for the Digital World. Retrieved 2020-06-18. https://www.arm.com/products/cortex-x ↩

  17. "Exynos 2100 5G Mobile Processor: Specs, Features | Samsung". Samsung Semiconductor. Retrieved 2021-01-13. https://www.samsung.com/semiconductor/minisite/exynos/products/mobileprocessor/exynos-2100/ ↩

  18. "Qualcomm Snapdragon 888 5G Mobile Platform | Latest 5G Snapdragon Processor | Qualcomm". www.qualcomm.com. Retrieved 2021-01-13. https://www.qualcomm.com/products/snapdragon-888-5g-mobile-platform ↩

  19. Amadeo, Ron (2021-10-19). "The "Google Silicon" team gives us a tour of the Pixel 6's Tensor SoC". Ars Technica. https://arstechnica.com/gadgets/2021/10/the-google-silicon-team-gives-us-a-tour-of-the-pixel-6s-tensor-soc/ ↩