• Images
• Videos
• Documents
• Books
• Articles

Features

• Dual memory controllers for Ivy Bridge-EP and Ivy Bridge-EX¹
• Up to 12 CPU cores and 30 MB of L3 cache for Ivy Bridge-EP²
• Up to 15 CPU cores and 37.5 MB L3 cache for Ivy Bridge-EX³ (released on February 18, 2014 as Xeon E7 v2⁴)
• Thermal design power between 50 W and 155 W⁵
• Support for up to eight DIMMs of DDR3-1866 memory per socket, with reductions in memory speed depending on the number of DIMMs per channel⁶⁷⁸
• No integrated GPU
• Ivy Bridge-EP introduced new hardware support for interrupt virtualization, branded as APICv.⁹¹⁰

Models and steppings

The basic Ivy Bridge-E is a single-socket processor sold as Core i7-49xx and is only available in the six-core S1 stepping, with some versions limited to four active cores.

There are in fact three die "flavors" for the Ivy Bridge-EP, meaning that they are manufactured and organized differently, according to the number of cores an Ivy Bridge-EP CPU includes:¹¹

• The largest is an up-to-12-core die organized as three four-core columns with up to 30 MB L3 cache in two banks between the cores; these cores are linked by three rings of interconnects.
• The intermediate is an up-to-10-core die organized as two five-core columns with up to 25 MB L3 cache in a single bank between the cores; the cores are linked by two rings of interconnects.
• The smallest is an up-to-six-core die organized as two three-core columns with up to 15 MB L3 cache in a single bank between the cores; the cores are linked by two rings of interconnects.

Ivy Bridge-EX has up to 15 cores and scales to 8 sockets. The 15-core die is organized into three columns of five cores, with three interconnect rings connecting two columns per ring; each five-core column has a separate L3 cache.¹²

Ivy Bridge-E and Ivy Bridge-EP

• All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, F16C, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Intel VT-c, Intel x8 SDDC, Hyper-threading (except E5-1607 v2, E5-2603 v2, E5-2609 v2 and E5-4627 v2), Turbo Boost (except E5-1607 v2, E5-2603 v2, E5-2609 v2, E5-2618L v2, E5-4603 v2 and E5-4607 v2), AES-NI, Smart Cache.¹³¹⁴
• Support for up to 12 DIMMs of DDR3 memory per CPU socket.

Ivy Bridge EX

• All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, F16C, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Intel VT-c, Intel x8 SDDC, Hyper-threading (except E7-8857 v2), Turbo Boost (except E7-4809 v2), AES-NI, Smart Cache.
• Support for up to 24 DIMMs of DDR3 memory per CPU socket.

Ivy Bridge EN

• All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, F16C, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Intel VT-c, Intel x8 SDDC, Hyper-threading (except E5-2403 v2 and E5-2407 v2), Turbo Boost (except E5-2403 v2, E5-2407 v2 and E5-2418L v2), AES-NI, Smart Cache.
• Support for up to six DIMMs of DDR3 memory per CPU socket.

Ivy Bridge Xeon

• All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, F16C, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Hyper-threading (except E3-1220 v2 and E3-1225 v2), Turbo Boost, AES-NI, Smart Cache, ECC
• Transistors: E1: 1.4 billion
• Die size: E1: 160 mm²
• All models support uni-processor configurations only.
• Intel HD Graphics P4000 uses drivers that are optimized and certified for professional applications, similar to nVidia Quadro and AMD FirePro products.

Gladden

• All models support: MMX, Streaming SIMD Extensions (SSE), SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, Advanced Vector Extensions (AVX), Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), Trusted Execution Technology (TXT), Intel VT-x, Intel EPT, Intel VT-d, Hyper-threading, AES-NI.
• All models support uni-processor configurations only.
• Die size:160 mm²
• Steppings: E1

References

1. "Intel's Xeon E5-2600 V2: 12-core Ivy Bridge EP for Servers". AnandTech. September 17, 2013. Retrieved January 21, 2014. http://www.anandtech.com/show/7285/intel-xeon-e5-2600-v2-12-core-ivy-bridge-ep ↩

2. "Intel's Xeon E5-2600 V2: 12-core Ivy Bridge EP for Servers". AnandTech. September 17, 2013. Retrieved January 21, 2014. http://www.anandtech.com/show/7285/intel-xeon-e5-2600-v2-12-core-ivy-bridge-ep ↩

3. "Some details of Ivy Bridge-EX processors". Cpu-world.com. Retrieved October 12, 2013. http://www.cpu-world.com/news_2013/2013100101_Some_details_of_Ivy_Bridge-EX_processors.html ↩

4. Charlie Demerjian (18 February 2014). "Intel releases Ivy Bridge-EX now known as Xeon E7 v2". SemiAccurate. Retrieved February 19, 2014. http://semiaccurate.com/2014/02/18/intel-releases-ivy-bridge-ex-now-known-xeon-e7-v2/ ↩

5. "Intel Xeon E7 'Ivy Bridge-EX' Lineup Detailed – Xeon E7-8890 V2 'Ivy Town' Chip With 15 Cores and 37.5 MB LLC". Wccftech.com. February 2, 2014. Retrieved February 16, 2014. http://wccftech.com/intel-xeon-e7-ivy-bridgeex-lineup-detailed-xeon-e78890-v2-ivy-town-chip-15-cores-375-mb-llc/ ↩

6. Johan De Gelas (December 19, 2013). "Server Buying Decisions: Memory". AnandTech. Retrieved September 9, 2014. http://www.anandtech.com/show/7479/server-buying-decisions-memory/2 ↩

7. "Fujitsu PRIMERGY Servers Memory Performance of Xeon E5-2600 v2 (Ivy Bridge-EP) based Systems" (PDF). fujitsu.com. November 14, 2013. pp. 4–5. Retrieved September 9, 2014. http://globalsp.ts.fujitsu.com/dmsp/Publications/public/wp-ivy-bridge-ep-memory-performance-ww-en.pdf ↩

8. Jason Fan (2013). "The importance of proper memory configuration for optimal performance (Intel Reference – E5-2600 v2 DDR3 RDIMM Memory Speeds; Intel Reference – E5-2600 v2 DDR3 LRDIMM & ECC UDIMM Memory Speeds)" (PDF). worldhostingdays.com. Kingston Technology. pp. 7–8. Archived from the original (PDF) on 10 September 2014. Retrieved 9 September 2014. https://web.archive.org/web/20140910200016/http://www.worldhostingdays.com/downloads/2013-china/mF1a.pdf ↩

9. Khang Nguyen (December 17, 2013). "APIC Virtualization Performance Testing and Iozone". software.intel.com. Retrieved July 12, 2014. https://software.intel.com/en-us/blogs/2013/12/17/apic-virtualization-performance-testing-and-iozone ↩

10. "Product Brief Intel Xeon Processor E5-4600 v2 Product Family" (PDF). Intel. March 14, 2014. Retrieved July 12, 2014. http://www.intel.com/content/dam/www/public/us/en/documents/product-briefs/xeon-e5-4600-v2-brief.pdf ↩

11. Novakovic, Nebojsa (February 12, 2014). "Ivy Bridge-EP: Xeon E5 gets its 2013 refresh". VR-Zone.com. Retrieved February 16, 2014. http://vr-zone.com/articles/ivy-bridge-ep-xeon-e5-gets-2013-refresh/56672.html ↩

12. "Better Late than Never: Monster 15-Core Xeon Chips Let Loose by Intel". The Register. February 18, 2014. Retrieved February 20, 2014. https://www.theregister.co.uk/2014/02/18/intel_releases_mission_critical_two_four_and_eight_socket_xeon_e7_v2_line/ ↩

13. "Intel Xeon E5-1600 v2 microprocessor family". cpu-world.com. http://www.cpu-world.com/CPUs/Xeon/TYPE-Xeon%20E5-1600%20v2.html ↩

14. "Intel Xeon E5-2600 v2 microprocessor family". cpu-world.com. http://www.cpu-world.com/CPUs/Xeon/TYPE-Xeon%20E5-2600%20v2.html ↩