• Images
• Videos
• Documents
• Books
• Articles

Multibus architecture

Multibus was an asynchronous bus that accommodated devices with various transfer rates while maintaining a maximum throughput. It had 20 address lines so it could address up to 1 Mb of Multibus memory and 1 Mb of I/O locations. Most Multibus I/O devices only decoded the first 64 Kb of address space.

Multibus supported multi-master functionality that allowed it to share the Multibus with multiple processors and other DMA devices.⁶

The standard Multibus form factor was a 12-inch-wide (300 mm), 6.75-inch-deep (171 mm) circuit board with two ejection levers on the front edge. The board had two buses: a wider P1 bus with pin assignment defined by the Multibus specification and a second smaller P2 bus was also defined as a private bus.

Multibus standards

Multibus includes the following buses:

• Multibus System Bus — adopted as IEEE 796
• iSBX (I/O Expansion Bus) — adopted as IEEE P959
• iLBX Local Bus Extension⁷ (Execution Bus)
• Multichannel I/O Bus

Versions

Multibus I

IEEE-796: Microcomputer System Bus; First released by Intel in 1974. The cards did not use front panels, instead using card edge fingers as the connectors (similar to ISA/PC-AT cards). Companies like Northwest Technical still provide "End of Life" products for Multibus I, which is now considered obsolete. The following are a list sections relevant to Multibus from the IEC 796 standard:

• IEC 796-1:1990 Microprocessor system bus—8-bit and 16-bit data (Multibus I) — Part 1: Functional description with electrical and timing specifications
• IEC 796-2:1990 Microprocessor system bus—8-bit and 16-bit data (Multibus I) — Part 2: Mechanical and pin descriptions for the system bus configuration, with edge connectors (direct)
• IEC 796-3:1990 Microprocessor system BUS I, 8-bit and 16-bit data (Multibus I) — Part 3: Mechanical and pin descriptions for the Eurocard configuration with pin and socket (indirect) connectors

Multibus II

IEEE-1296 32-bit/10 MHz bus, at 40 Mbyte/s. Card sizes are 3U x 220 mm, and 6U x 220 mm. These cards are larger than the VME Eurocard sizes, which are 3U/6U x 160mm. It uses TTL ("Fast" series) gates for drivers and the Backplane Connectors are DIN 41612 type C. Multibus II is not yet considered obsolete, but considered mature; however it is not recommended for new designs. IEEE-STD-1296: High-performance synchronous 32-bit bus: Multibus II, released in 1987, and 1994. Also as ISO/IEC 10861.

• ISO/IEC 10861:1994 Information technology—Microprocessor systems—High-performance synchronous 32-bit bus: Multibus II

Historical uses

Multibus-II hardware running the iRMX operating system is used in the majority of the core Automatic Train Supervision subsystems on CLSCS, the London Underground Central line Signals Control System. This was supplied by Westinghouse Rail Systems and commissioned from the mid-1990s. The Central line is an Automatic Train Operation line. The Automatic Train Supervision elements use a mixture of iRMX on Multibus, and Solaris on SPARC computers. Sixteen Multibus-based Local Site Computers are distributed along the line together with six central Multibus-based subsystems in the control centre. Real time control and communications functions are provided by the Multibus-based processors and Sun workstations provide database functions and the operator consoles in the control room. All subsystem computers are dual redundant. The safety-critical Automatic Train Protection component is provided by trackside and trainborne equipment that does not use Multibus. The system was still in full operation as of 2011. In the control centre, Westinghouse also provided a cut-down mimic of the system for staff training and software test purposes using much of the same hardware and software as the full ATS system, but connected to a computer (also Multibus-II and Sun based) to simulate train movements and signaling behavior.

Oslo Metro or Oslo Tunnelbane uses a similar (although less complex) Westinghouse-supplied Multibus hardware control system through the central Common Tunnel or Fellestunnelen tracks, but was expected to be decommissioned in 2011.

See also

• S-100 bus
• VMEbus

External links

• Mark Sokos' Multibus I Description
• Introduction to the System 310 Microcomputer, Intel Corporation (1983). Multibus-based system.
• Intel Multibus Specification, Intel Corporation (1982).
• Intel iLBX Bus Specification, Intel Corporation (1983).
• US Technologies official Multibus site

References

1. IEEE Standard Microcomputer System Bus. IEEE. December 1983. pp. 1–46. doi:10.1109/IEEESTD.1983.81701. ISBN 978-0-7381-2753-8. Retrieved 2011-11-21. 978-0-7381-2753-8 ↩

2. "FTP link" (PDF). reports.stanford.edu (FTP).[dead ftp link] (To view documents see Help:FTP)The SUN Workstation Architecture, Andreas Bechtolsheim, Forest Baskett, Vaughan Pratt, Stanford University Computer systems Laboratory Technical Report No. 229, March 1982 ftp://reports.stanford.edu/pub/cstr/reports/csl/tr/82/229/CSL-TR-82-229.pdf ↩

3. The Sun Hardware Reference Archived January 2, 2007, at the Wayback Machine http://www.math.ucdavis.edu/~zjohnson/doc/sun_hw_faq.html ↩

4. "Archived copy". Archived from the original on 2010-06-08. Retrieved 2008-04-25.{{cite web}}: CS1 maint: archived copy as title (link) HP/APOLLO SYSTEMS INFORMATION https://web.archive.org/web/20100608085434/http://www.umich.edu/~archive/apollo/partnos.txt ↩

5. http://www.futuretech.blinkenlights.nl/iris-faq.html Archived 2013-09-04 at the Wayback Machine Silicon Graphics IRIS 2000/3000 FAQ http://www.futuretech.blinkenlights.nl/iris-faq.html ↩

6. Sun 68000 Board User's Manual, Sun Microsystems, Inc, February 1983, Revision B ↩

7. AFIPS '83 Proceedings of the May 16-19, 1983, national computer conference, Pages 497-501. ACM digital library http://dl.acm.org/citation.cfm?id=1500738 ↩