Three-state logic

<h2 id="operation">Operation</h2>
<p>A tri-state buffer behaves either like an open switch (i.e. presenting a Hi-Z output) when the enable signal B is off or as a regular <a href="/facts/Digital_buffer/BEFPzgF3">non-inverting buffer</a> (which duplicates and boosts the input onto the output) when the enable signal is on:
</p>

<p>Unlike a simple <a href="/facts/Transmission_gate/Ms4rBCS6">transmission gate</a>, a tri-state buffer when enabled additionally provides voltage level restoration to boost the input to be well within its <a href="/facts/Logic_level/aa9GrAPg">valid logic voltage range</a>. A tri-state buffer's behavior is given by the following <a href="/facts/Truth_table/4KsmArDW">truth table</a>:
</p>
<table><tbody><tr><th colspan="2">Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>C</th></tr><tr><td>0</td><td rowspan="2">0</td><td>Hi-Z</td></tr><tr><td>1</td><td>Hi-Z</td></tr><tr><td>0</td><td rowspan="2">1</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></tbody></table>
<p>Alternatively, <a href="/facts/Digital_buffer/BEFPzgF3">inverting tri-state buffers</a> when enabled will invert the input A.
</p>
<h2 id="uses">Uses</h2>
<p>The Hi-Z state's purpose is to effectively remove a device's influence from the rest of the circuit. If multiple devices output to a shared wire, no device should drive the shared wire to one logical voltage level when another device drives the shared wire to another logical voltage level, since that competition would result in excessive current draw through the <a href="/facts/Short_circuit/r09vaaeQ">short circuit</a> and an uncertain voltage level.
</p><p>Three-state devices on many shared <a href="/facts/Bus_(computing)/R45TKwS7">electronic buses</a> present a Hi-Z output when not actively communicating, so that shared wires are available to be driven. For example, in a <a href="/facts/Serial_Peripheral_Interface/uSCU56eG">Serial Peripheral Interface bus in multidrop configuration</a>, only a single peripheral chip at a time may be selected using its CS (<a href="/facts/Chip_select/Vth2yLfT">chip select</a>), while all other peripheral chips present a Hi-Z output to avoid corrupting the data sent by the one selected chip. Three-state buses are typically used between chips on a single <a href="/facts/Printed_circuit_board/muSR2p43">printed circuit board</a> (PCB), or sometimes between PCBs plugged into a common <a href="/facts/Backplane/J6Hwe7Wl">backplane</a>.
</p><p>Three-state buffers can also be used to implement efficient <a href="/facts/Multiplexer/lVro0Sfz">multiplexers</a>, especially those with large numbers of inputs.<a class="footnote-ref" id="fnref:1" href="#fn:1"><sup>1</sup></a>
</p><p>Tri-state multiplexing, also known as <a href="/facts/Charlieplexing/JyKyj04c">Charlieplexing</a>, is used to reduce the number of wires needed to drive a set of <a href="/facts/Light-emitting_diodes/gE8x4MDb">light-emitting diodes</a>.
</p>
<h2 id="output-enable-vs-chip-select">Output enable vs. chip select</h2>
<p>Many memory devices designed to connect to a bus (such as RAM and ROM chips) have both CS and OE (output enable) pins, which superficially appear to do the same thing. If CS is not asserted, the outputs are Hi-Z.
</p><p>The difference lies in the time needed to output the signal. When chip select is deasserted, the chip does not operate internally, and there will be a significant delay between providing an address and receiving the data. (An advantage of course, is that the chip consumes minimal power in this case.)
</p><p>When chip select is asserted, the chip internally performs the access, and only the final output drivers are disabled by deasserting output enable. This can be done while the bus is in use for other purposes, and when output enable is finally asserted, the data will appear with minimal delay. A ROM or static RAM chip with an output enable line will typically list two access times: one from chip select asserted and address valid, and a second, shorter time beginning when output enable is asserted.
</p>
<h2 id="use-of-pull-ups-and-pull-downs">Use of pull-ups and pull-downs</h2>
<p>When outputs are tri-stated (in the Hi-Z state) their influence on the rest of the circuit is removed, and the circuit node will be "floating" if no other circuit element determines its state. Circuit designers will often use <a href="/facts/Pull-up_resistor/zeEjjrqk">pull-up or pull-down resistors</a> (usually within the range of 1–100 kΩ) to influence the circuit when the output is tri-stated.
</p><p>The <a href="/facts/PCI_local_bus/n6CGuFvP">PCI local bus</a> provides pull-up resistors, but they would require several clock cycles to pull a signal high given the bus's large distributed <a href="/facts/Capacitance/0pH046TL">capacitance</a>. To enable high-speed operation, the protocol requires that every device connecting to the bus drive the important control signals high for at least one clock cycle before going to the Hi-Z state. This way, the pull-up resistors are only responsible for maintaining the bus signals in the face of <a href="/facts/Leakage_(electronics)/Nd6PNxhV">leakage current</a>. <a href="/facts/Intel/SMF0gJJX">Intel</a> refers to this convention as "sustained tri-state", and also uses it in the <a href="/facts/Low_Pin_Count/5xx1mgEr">Low Pin Count</a> bus.
</p>
<h2 id="alternatives">Alternatives</h2>
<p><a href="/facts/Open_collector/E12DL8fL">Open collector</a> output is an alternative to three-state logic. For example, the bidirectional <a href="/facts/I%C2%B2C/dKBBhs4U">I²C</a> bus uses <a href="/facts/Pull-up_resistors/zeEjjrqk">pull-up resistors</a> on its two shared communication lines. When not transmitting, devices present a Hi-Z output to effectively "release" control over the communication lines. When all devices on the bus are Hi-Z, the only influence on the circuit is the pull-up resistors, which pull the lines high. When a device wants to transmit, it comes out of the Hi-Z state and drives the line low. Devices communicating over I²C either let the line float high, or drive it low – thus preventing any <a href="/facts/Bus_contention/mYWgGX3m">bus contention</a> situation where one device drives a line high and another low.
</p><p>Early <a href="/facts/Microcontroller/MKrnAhnm">microcontrollers</a> often have some pins that can only act as an input, other pins that can only act as a <a href="/facts/Push%E2%80%93pull_output/Gp8b5bcT">push–pull output</a>, and a few pins that can only act as an <a href="/facts/Open_collector/E12DL8fL">open collector</a> input/output. A typical modern <a href="/facts/Microcontroller/MKrnAhnm">microcontroller</a> has many three-state <a href="/facts/General-purpose_input/output/rIGeu7TW">general-purpose input/output</a> pins that can be programmed to act as any of those kinds of pins.
</p><p>Usage of three-state logic is not recommended for on-chip connections but rather for inter-chip connections.<a class="footnote-ref" id="fnref:2" href="#fn:2"><sup>2</sup></a> Three-state buffers, when used to enable multi-device communication on a data bus, can be functionally replaced by a <a href="/facts/Multiplexer/lVro0Sfz">multiplexer</a>.<a class="footnote-ref" id="fnref:3" href="#fn:3"><sup>3</sup></a> That will help select output from a range of devices and write one to the bus.
</p>
<h2 id="see-also">See also</h2>
<ul><li><a href="/facts/Buffer_amplifier/KLM5GzpF">Buffer amplifier</a></li>
<li><a href="/facts/Logic_level/aa9GrAPg">Logic level</a></li>
<li><a href="/facts/Metastability_(electronics)/VR30BrqE">Metastability</a></li>
<li><a href="/facts/Three-valued_logic/k4vMkwRL">Three-valued logic</a></li>
<li><a href="/facts/Four-valued_logic/faGUrw8E">Four-valued logic</a></li>
<li><a href="/facts/Nine-valued_logic/IVj9jTjf">Nine-valued logic</a></li>
<li><a href="/facts/Don%27t_care/kvQuwYMK">Don't care</a></li>
<li><a href="/facts/Single_pole,_centre_off/vqbNDgYm">Single pole, centre off</a> (SPCO)</li></ul>
<h2 id="notes-and-references">Notes and references</h2>

<h2 id="external-links">External links</h2>
<ul><li><a href="http://www.allaboutcircuits.com/vol_4/chpt_3/8.html">Special-output Gates</a> on All About Circuits</li>
<li><a href="http://ledkit.biz/acad.php">Principle of Tristate Multiplexing</a></li></ul>

<h2 id="references">References</h2>

<ol>
<li id="fn:1"><p>Hill, Winfield; Horowitz, Paul (1989). The Art of Electronics. Cambridge University Press. pp. 495–497. ISBN 0-521-37095-7. <a href="0-521-37095-7" target="_blank">0-521-37095-7</a> <a href="#fnref:1" class="footnote-back-ref">↩</a></p></li>
<li id="fn:2"><p>경종민, On-Chip Buses/Networks for SoC "On-Chip Buses [have] No use of tri-state signals [because] Tri-state bus is difficult for static timing analysis" <a href="http://vswww.kaist.ac.kr/ENGLISH/old_lecture/ee878-2002/lecture/SoC_22-OCNetwork-1113.pdf" target="_blank">http://vswww.kaist.ac.kr/ENGLISH/old_lecture/ee878-2002/lecture/SoC_22-OCNetwork-1113.pdf</a> <a href="#fnref:2" class="footnote-back-ref">↩</a></p></li>
<li id="fn:3"><p>"Tri State Buffer". <a href="http://www.cs.umd.edu/class/sum2003/cmsc311/Notes/CompOrg/tristate.html" target="_blank">http://www.cs.umd.edu/class/sum2003/cmsc311/Notes/CompOrg/tristate.html</a> <a href="#fnref:3" class="footnote-back-ref">↩</a></p></li>
</ol>

Three-state logic open-in-new

Three-state logic