Register-transfer level

In <a href="/facts/Digital_circuit_design/sE0qVzyo">digital circuit design</a>, register-transfer level (RTL) is a design abstraction which models a <a href="/facts/Synchronous_circuit/k3yddBIN">synchronous</a> <a href="/facts/Digital_circuit/vWgfC29C">digital circuit</a> in terms of the flow of digital signals (<a href="/facts/Data/AUBFN97o">data</a>) between <a href="/facts/Hardware_register/V1roVh0p">hardware registers</a>, and the <a href="/facts/Boolean_logic/VkCToAmg">logical operations</a> performed on those signals. 
Register-transfer-level abstraction is used in <a href="/facts/Hardware_description_language/g19KvKCu">hardware description languages</a> (HDLs) like <a href="/facts/Verilog/efVqbKXg">Verilog</a> and <a href="/facts/VHDL/H6Exdjfs">VHDL</a> to create high-level representations of a circuit, from which lower-level representations and ultimately actual wiring can be derived. Design at the RTL level is typical practice in modern digital design.
Unlike in software compiler design, where the register-transfer level is an intermediate representation and at the lowest level, the RTL level is the usual input that circuit designers operate on. In circuit synthesis, an intermediate language between the input register transfer level representation and the target <a href="/facts/Netlist/Wwt4M3jo">netlist</a> is sometimes used. Unlike in netlist, constructs such as cells, functions, and multi-bit registers are available. Examples include FIRRTL and RTLIL.
<a href="/facts/Transaction-level_modeling/hmmfh2zk">Transaction-level modeling</a> is a higher level of <a href="/facts/Electronic_design_automation/o4la3fmX">electronic system design</a>.

Register-transfer level open-in-new

Register-transfer level