In integrated circuit design, VerilogCSP is a set of macros added to Verilog HDL to support Communicating Sequential Processes (CSP) channel communications. These macros are intended to be used in designing digital asynchronous circuits. VerilogCSP also describes nonlinear pipelines and high-level channel timing properties, such as forward and backward latencies, minimum cycle time, and slack.
We don't have any images related to VerilogCSP yet.
You can add one yourself here.
We don't have any YouTube videos related to VerilogCSP yet.
You can add one yourself here.
We don't have any PDF documents related to VerilogCSP yet.
You can add one yourself here.
We don't have any Books related to VerilogCSP yet.
You can add one yourself here.
We don't have any archived web articles related to VerilogCSP yet.
External links
References
Saifhashemi, Arash; Peter Beerel (2005). "High Level Modeling of Channel-Based Asynchronous Circuits Using Verilog". In Jan Broenink; Herman Roebbers; Johan Sunter; Peter Welch; David Wood (eds.). Communicating Process Architectures 2005. IOS Press. p. 275. http://www.wotug.org/paperdb/send_file.php?num=148 ↩